Skip to main content

Partial TMR for Improving the Soft Error Reliability of SRAM-Based FPGA Designs