Partial Region and Bitstream Cost Models for Hardware Multitasking on Partially Reconfigurable FPGAs

View/Download

Year

2015

Authors

A. Morales-Villanueva, A. Gordon-Ross

Additional Citation Information

IEEE Reconfigurable Architectures Workshop (RAW), May 2015