Skip to main content

Improving the Effectiveness of TMR Designs on FPGAs with SEU-Aware Incremental Placement