Skip to main content

Impact of hard macro size on FPGA clock rate and place/route time

View/Download
FPL_13_B112b.pdf
Year
2013
Authors
Lavin, C.; Nelson, B.; Hutchings, B.
Additional Citation Information
Field Programmable Logic and Applications (FPL), 2013 23rd International Conference on, pp.1,6, 2-4 Sept. 2013