Dynamic SEU Sensitivity of Designs on Two 28-nm SRAM-Based FPGA Architectures