V1-25: High-Productivity Computing in Heterogeneous Systems



SHREC Annual Workshop (SAW24-25)







FLORIDA

Faculty: Wu Feng Students:

> Nabayan Chaudhury, <u>Atharva Gondhalekar</u>, Ritvik Prabhu, Eric Rippey, <u>Paul Sathre</u>, Frank Wanye

> > Number of requested memberships ≥ 7

January 14-15, 2025

VIRGINIA TECH.

FLORIDA

Goal

- Enable *high-productivity computing* in *heterogeneous* computing systems: CPU + {cpu, GPU, FPGA, TPU, ...}
 - Similar to DARPA <u>High-Productivity Computing Systems</u> program for <u>homogeneous</u> systems (e.g., *Chapel*, Fortress, X10) but for <u>heterogeneous</u> systems (e.g., *Chapel*, SYCL, oneAPI, OpenCL)
 - Preferred Vehicle: Modern, Open Standard Languages & Runtime Systems
 - Case Studies: Applications and Benchmarks, e.g., Berkeley Dwarfs → OpenDwarfs (@ VT)



Background & Motivation

 Extend our R&D to create and analyze an ecosystem of high-productivity tools, environments, and benchmarks for heterogeneous computing



- Challenges: How to productively ...
 - Program an application so it runs on many platforms?
 - Evaluate a processor architecture & compare it to others?
 - Develop back-end optimizations & know that they will work well?

- Application-dependent



Background: Performance & Productivity (V1-23)

V1

BYU

Pittsburgh BRIGHAM YOUN

• University of

VIRGINIA TECH

Sobel Filter on Intel Arria 10, AMD Alveo U250, and NVIDIA RTX 3090

	Sobel Filter on 3840 × 2160 Image										
		Intel /	Arria 10	(FPGA)	AMD A	lveo U25	60 (FPGA)	NVIDI	A RTX 309	fps: frames	
and the second and a	Language	fps	SLOC	Dev Time (hrs)	fps	SLOC	Dev Time (hrs)	fps	SLOC	Dev Time (hrs)	persecond
	Verilog	132.6	429	305	Not implemented in Verilog			Not f	unctional		
1 FTA SIL	OpenCL	85.6	270	50	6.6*	275	_	141.4	254	_	OpenCL & SYCL:
	oneAPI → SYCL	21.4	139	20	No support for oneAPI			133.1	135	_	anywhere

* Evaluated the same OpenCL kernel written for Arria 10 on U250 without any vendor-specific optimizations

 Rigorous Performance & Productivity Evaluation of Representative Apps (FFT, Jaccard similarity, biconjugate gradient stabilized method – BiCGSTAB, and graph algorithms) in Different Languages on Different Devices (CPUs, GPUs, and FPGAs)

(intel)

XEON'

oneAPT



OpenCL

Stratix 10

CUDA

Approach

- Realize a diverse set of *application benchmarks*
 - Regular vs irregular. Floating point vs integer. CPU- vs memory-intensive.
- Characterize the *productivity* of a heterogeneous system
 - Kernel development time (KDT) \rightarrow wall clock time
 - Source Lines Of Code (SLOC), compressed code size (CCS), and Code Convergence (CC)
- Characterize the *performance-vs-productivity* tradeoff
 - Performance Portability (${f P}_{)}$
 - Performance-Productivity Product (Π)
- Identify the best platform and associated ecosystem for productivity, performance, or both (across many apps)
- Enable further high-productivity research: automated co-scheduling at runtime, performance vs. precision tradeoff Open Source Closed Source







(intel

XEO

Proposed Tasks for V1-25

Memberships: (Mandatory+Optional), e.g., (2+1)

- Task 1: High-Productivity Computing on GPUs: Irregular Apps (3+4)
 - Task 1a: Graph Algorithms: Jaccard Similarity, Triangle Counting, ...
 - Task 1b: Iterative Solvers for Sparse Systems on GPUs
 - Task 1c: Portable Kernel Pipelines for GPU-based Edge Devices
- Task 2: High-Productivity Computing on FPGAs (1+1)
 - Deep Learning on Versal ACAP Devices (Regular & Irregular)
- Task 3: High-Productivity Heterogeneous Computing: CPU+GPU+FPGA (3+11)
 - Task 3a: Simultaneous Co-scheduling of Heterogeneous Devices: CPU+GPU+FPGA
 - Task 3b: Heterogeneous PGAS vs MPI+X for Large-Scale Computing
 - Task 3c: Portable Runtimes for Heterogeneous Task Graphs
 - Task 3d: Modernization of OpenDwarfs





Task 1a: Graph Algorithms: Jaccard Similarity, Δ Counting

- Motivation: Graph workloads hard to optimize on GPU
 - Workload imbalance and irregular memory access patterns
 - Input graph-dependent and GPU architecture-dependent
- Approach
 - Target workloads: Jaccard similarity and triangle counting
 - GPU architecture-specific optimizations
 - Pattern-matching framework that predicts best set of optimizations (based on graph characterization)
- Milestones
 - Multi-dimensional exploration of performance optimization
 - Memory subsystems of GPU; parallel algorithm type (edge vs vertexcentric); and thread-launch configuration, both static and dynamic
 - Intelligent GPU kernel selection for a given graph via classification (i.e., coarse-grained) and/or regression tree (i.e., fine-grained)
 - Intelligent device (and associated ecosystem) selection for productivity, performance, or both



Coarse-grained kernel selection



Fine-grained kernel selection





7



Task 1b: Accelerating Iterative Solvers for Sparse Systems

• Motivation: △ solving, a bottleneck in preconditioned iterative solvers

91% of iterative solver's runtime spent on Δ solves when running preconditioned BiCGSTAB

- Approach
 - 1. Domain decomposition
 - Partition matrix into subdomains & drop connections between subdomains
 - 2. Apply triangular solves in parallel to subdomains
- Milestones
 - 1. Implement optimizations for triangular solves for matrices with multiple independent subdomains
 - 2. Evaluate impact of domain decomposition on performance and iteration count of the solver
 - 3. Characterize performance-vs-productivity tradeoff
 - Performance Portability (P)
 - Performance-Productivity Product (Π)



Tasks: Baseline & Optional (1+1)



oneAPI

Stratix-10

8



simulators/tree/master/opm/simulators/linalg/gpubridge/rocm





Task 1c: Portable Kernel Pipelines for GPU Edge Devices

Datacenter Servers

Edge Devices

OpenC

NVIDIA

TRADITIONAL Cloud Computing

- Motivation: Edge Computing with GPUs
 - Bottleneck: Data xfer from edge to datacenter for processing
 - Productivity: Edge devices w/ varying programming APIs
 - Route from portable HPC languages to low-power edge devices?
- Approach
 - Move data processing from datacenter to the edge
 - Leverage portable & open-source HPC standards and toolchains to compute on edge GPU(s)

9

- Evaluate productivity, performance, perf./prod. (Π), power, and perf./power
- Platforms: Raspberry Pi Compute Module (CM) 5 and Nvidia Jetson Orin Nano
- Workloads: Mixed-radix FFT, FFT convolution, or *your workload here*
- Milestones
 - 1. Raspberry Pi CM5 via OpenCL C \rightarrow SPIR-V \rightarrow Vulkan
 - 2. Nvidia Jetson Orin Nano via OpenCL C \rightarrow SPIR-V \rightarrow Vulkan
 - 3. SYCL C++ on either device (via Sylkan or similar) (SYCL.
 - 4. Nvidia Jetson Orin Nano via OpenCL C \rightarrow SnuCL-Tr \rightarrow CUDA



Edge Computing

takes place her

vs.

Task 2: High-Productivity Computing on FPGAs

Deep Learning on Versal ACAP Devices

- Motivation: HPC for Deep Learning (DL)
 - Need fast training & inference, e.g., large language model (LLM), deep reinforcem't learning (DRL), generative adversarial net (GAN)

Post-Training Optimization

Quantization

- Approach
 - Training: LLMs & DRL (optionally, GANs) on GPU or fused CPU+GPU
 - Post-Training: VITIS AI & FINN for network optimizat'n (quantizat'n/streaming)
 - Inference: GPUs → Versal AI SoCs
 - Metrics: Performance/productivity profiling, i.e., kernel development time, execution time, source lines of code (SLOC), and inference latency.
 - Workloads: Regular (synthetic generation) & irregular (stochastic sampling)
- Milestones
 - 1. Training & post-training: DRL network (SAC, DDPG), LLM (Llama), GAN
 - 2. Inference: Vivado+VITIS hardware optimization on GPU & Versal AI SoC
 - 3. Performance/productivity profiling: KDT, execution time, SLOC, etc.





Versal Al Core VCK190





Task 3a: Simultaneous Co-scheduling of Heterogeneity (CPU+GPU+FPGA) – Details in Appendix

I FFT-BRAINED

Logical Factual

Realistic

Sequential

- Motivation: < 10% use of peak compute capability
 - Today: Inefficient use of silicon computing, i.e., either CPU or GPL
 - Physiologically, left & right brain used simultaneously
 - Silicon-wise, should use CPU & GPU brain simultaneously (even FPGA)
 - Past Work? Our CoreTSAR: Core Task-Size Adapting Runtime, which co-schedules regular apps on CPU+GPU simultaneously via Accel. OpenMP
- Approach
 - CoreTSAR++: Generalize co-scheduling for multi-heterogeneity (CPU+GPU+FPGA) and across regular & irregular workloads via (SYCL.
 - Metrics: productivity, performance, perf./prod. (Π) vs. single device
- Milestones: CoreTSAR++ Exploration (SYCL.)
 - 1. Identify & implement appropriate irregular apps to co-schedule
 - 2. Manually implement & evaluate co-scheduled irregular apps
 - **3.** Automate co-scheduling on heterogeneous system (CPU+GPU+ ...)
 - 4. Investigate simultaneous co-scheduling using *(Communication via partitioning & multi-device cobegin {...}*)

OpenMP OpenACC

RIGHT-BRAIN

motional

Creative

Intuitive Imaginative

Freedom

Artistic



time

GPU

Kernels

GPI



Sparse linear solver \rightarrow Biconjugate gradient stabilized

Traditional

CPU kernel.

Simultaneous

co-schedulina

on CPU & GPU

then GPU one

scheduling **CPU**

	$\frac{1}{h^2}$		$ \begin{array}{c} 1 \\ -2 \\ 1 \\ \vdots \\ \dots \\ \dots \end{array} $	$\begin{array}{c} 0 \\ 1 \\ -2 \\ \cdot \\ \cdots \\ \cdots \end{array}$	0 0 1 1		$ \begin{array}{c} 0 \\ 0 \\ 0 \\ \vdots \\ 1 \\ -2 \end{array} $		$\begin{pmatrix} u_1 \\ u_2 \\ u_3 \\ \vdots \\ u_{N-3} \\ u_{N-2} \end{pmatrix}$	=	$\begin{pmatrix} f_1 \\ f_2 \\ f_3 \\ \vdots \\ f_{N-3} \\ f_{N-2} \end{pmatrix}$
--	-----------------	--	---	--	----------------------	--	---	--	---	---	---





Task 3b: Heterogeneous PGAS vs MPI+X

- Motivation
 - MPI+X dominates *distributed heterogeneous* computing, where $X \in \{CUDA, HIP, SYCL, OpenCL, OpenMP, ...\}$
 - Issue: Domain scientists must know low-level communication (MPI), low-level device programming (X), and interoperability between the two!
 - Alternative? Partitioned Global Address Spaces (PGAS): CPU \rightarrow GPU
 - Node/device address spaces are logically joined and implicitly communicate
- Approach
 - Transform CPU-based PGAS to heterogeneous PGAS, i.e.,
 - Analyze MPI+X vs PGAS on distributed multi-GPUs w/ real-world data
 - Metrics: productivity (SLOC, CCS) vs. performance (runtime) vs. perf./prod. (Π)
 - Port Chapel app(s) to other PGAS
 - \rightarrow one of {OpenSHMEM, HPX, ...}
 - Identify limitations to existing heterogeneous PGAS approaches
 - Propose and develop workarounds at scale, i.e., hybrid PGAS+X

Mission-Critical Computing

Tasks: Baseline & Optional **2** + 4

Milestones

- 1. Chapel vs MPI+CUDA+OpenMP via partitioned Jaccard similarity
- 2. Partitioned Jaccard similarity in OpenSHMEM or HPX
- **3.** Interoperating accelerator-aware comms: {NVSHMEM, GPUDirect, etc.}
- 4. Δ solvers / other linear algebra in any PGAS model vs MPI+X
- 5. Your workload here in PGAS-of-choice vs MPI+X





Single language and implicit communication







MPI+X

Task 3c: Portable Runtimes for Heterogeneous Task Graphs

- Motivation
 - Performance: HPC needs device- & system-aware mapping of kernels, communication, and I/O to hardware
 - Infrastructure: Hardware *migration* (translate, remap, retune) is a significant *cost*, which slows mission progress
- Approach



- Portability: Leverage portable languages to lower translation cost
- Performance: Remap and retune for new hardware. Alas, \$\$\$.
 - Solution: Intelligent heterogeneous tasking system
 - Given a portable representation, model & predict tradeoffs in mapping kernels to different hardware in the system
- Case Study
 - Implement SHREC-related app(s) in OpenMP, OpenARC,
 - or emerging UniSYCL compiler
 - Leverage and evaluate the IRIS portable heterogeneous
 - tasking system's ability to achieve high performance

Start OpenALC Compiler OpenAP CuDA HIP SPR-V OpenCL OpenCL Hexagon NOT Dynamic OpenAP CUDA HIP SPR-V OpenCL OpenCL Kernel Not Dynamic OpenAP CUDA HIP SPR-V OpenCL OpenCL Kernel Not Dynamic OpenAP CUDA HIP SPR-V OpenCL Not Kernel Not Dynamic OpenAP CUDA HIP SPR-V OpenCL Kernel Kernel Not Dynamic OpenAP CUDA HIP SPR-V OpenCL Kernel Kernel Not Dynamic OpenAP CUDA HIP SPR-V OpenCL Kernel Kernel Not Stard Ubrary Stard Ubrary Stard Ubrary Stard <t

Shared Virtual Device Memo

Milestones

- 1. Migrate a SHREC workload to IRIS runtime & analyze perf./prod. (Π) (0.5)
- Evaluate perf./prod. (Π) on typical hetero HPC (CPU+GPU, *homogeneous across* nodes) (1)
- 3. Evaluate perf./prod. (□) on *multi*-hetero HPC (CPU+*X*, *where X differs between nodes*) (1)
- Evaluate perf./prod. (Π) with edge+centralized hybrid workloads w/ hetero platforms (1.5)





Task 3d: Modernization of OpenDwarfs

- Motivation: Write Once, Run Anywhere Benchmark Suite
 - OpenDwarfs: NSF CHREC project to create a portable suite of 13 parallel computational idioms (Berkeley Dwarfs) via OpenCL
 - Portable to CPUs, GPUs, APUs, and eventually Intel/Altera FPGAs
 - Now many more paths to portable, heterogeneous computing
 - To bridge *programming gap* between portable languages and high-level library-driven heterogeneity, need examples of how to write *novel* kernels
- Approach
 - Showcase idiomatic parallel codes using modern portable languages
 - Modernize for new classes of devices and compute modalities
- Milestones
 - 1. Update OpenCL OpenDwarfs for modern devices \rightarrow characterize performance shifts (0.25)
 - 2. Implement OpenDwarfs in new languages & analyze perf./prod. (Π) vs. OpenCL (0.50 per lang.)
 - 3. Design partitionable/distributable variants of existing dwarfs (1+)







FLORID

Milestones, Deliverables, and Budget

- Major Milestones (Tasks: T1-T3)
 - T1: High-Productivity Computing on GPUs: Irregular Apps
 - T2: High-Productivity Computing on FPGAs
 - T3: High-Productivity Heterogeneous Computing: CPU+GPU+FPGA

Deliverables

- Software prototypes and artifacts (typically delivered via github)
- Mid-year and end-of-year reports at SHREC workshops. Optionally, more frequently.
- 2-3 publications at top-tier conference venues or journals
- Recommended Budget
 - Minimum: 7 memberships (350 votes)
 - Maximum: 23 memberships (1150 votes)









Conclusion

- Enable high-productivity computing in heterogeneous computing systems: CPU + {cpu, GPU, FPGA, TPU, ...} via open standards: OpenCL, SYCL, Chapel, and emerging programming models
- Evaluate performance & productivity of representative apps (OpenDwarfs, FFT, Jaccard similarity, biconjugate gradient stabilized method – BiCGSTAB, and graph algorithms) on different devices (CPUs, GPUs, and FPGAs)

Member Benefits



- Direct influence over processors & frameworks studied and apps & datasets used
- Direct benefit from new methods, tools, datasets, codes, models, and insights created as well as new metrics of evaluation
- Direct insights from R&D and analysis



