# **CSP: A Multifaceted Hybrid System for Space Computing**



Reconfigurable Computing

#### **MAPLD 2014**



Dr. Alan George Professor of ECE University of Florida

Gary Crum Aerospace Technologist Goddard Space Flight Center

Dr. Michael Wirthlin

Professor of ECE Brigham Young University

Dr. Herman Lam Associate Professor of ECE University of Florida Patrick Gauvin Jonathan Urriste Dylan Rudolph Jacob Stewart Chris Wilson Chris Morales Aaron Stoddard Alex Wilson Research Students

### **Outline: CHREC Space Processor (CSP)**

- CSP Acknowledgements
- Advanced Space Computing
- CSP Hardware Architecture
- CSP Software Architecture
- Configuration Scrubbing and Processor Logging
- Conclusions







# **CSP** Acknowledgements

- CSP is a research project at CHREC
  - NSF Center for High-Performance Reconfigurable Computing (CHREC)
    - Founded in 2007
    - Comprised of 4 university sites and 30 industry and government partners
    - Ranked by NSF as one of top national centers
- CSP is a collaborative CHREC effort
  - Original partners:
    - University of Florida, NASA Goddard, and Brigham Young University
  - Additional partners:


Reconfigurable Computing

 NASA Kennedy, Honeywell, Space Micro, L-3 CE, NASA Johnson, NASA Ames, Xilinx, and growing!

See www.chrec.org for more info











National Science Foundation

# **Advanced Space Computing**


- What is it? (a.k.a. advanced spaceborne, space-based, or on-board processing)
  - New concepts, methods, and technologies to enable and deploy high-performance computing in space – for an increasing variety of missions and applications
- Why is it increasingly necessary and important?
  - <u>Escalating demands for sensor-data processing</u>
    - Downlink bandwidth to Earth is extremely limited
    - Sensor data rates, resolutions, and modes are dramatically increasing
    - Remote data processing from Earth is no longer viable
    - Must (pre)process sensor data in-situ, where it is captured

#### Escalating demands for autonomous processing & control

- Remote control from Earth is often impractical
- Severe propagation delays and bandwidth limits
- Space and space-delivered vehicles requiring autonomy
- Autonomy requires high-speed computing for decision-making
- Why is it difficult to achieve?


econfigurable Computing

- Cannot simply strap a rocket to a Cray I
  - Hazardous radiation environment in space
  - Platforms with limited power, weight, size, cooling, etc.





### **CSP Performability Concept**



preconfigured & adaptive

5



**COTS** = commercial off-the-shelf **RadHard**= radiation-hardened



### **CSP** Theme



### CSP as new approach for space computing

- Multifaceted hybrid processing
  - Hybrid system architecture (COTS + RadHard)
  - Hybrid device architecture (Multicore + FPGA)
  - Novel mix of COTS, RadHard, & FTC
- Unprecedented computing agility in space
  - Static & dynamic optimization of performance, power, reliability
  - COTS technology featured, augmented by RH & FTC
  - Scalable blocks for small, large, & clustered spacecraft

### Potential uses and mission support

 Command & data handling, experiment & instrument control, data compression, sensor processing, attitude control, et al.

6







Fault-Tolerant Computing


# **COTS+RH+FTC** on **CSPv1**

### COTS

- Zynq-7020 hybrid SoC
  - Dual ARM A9/Neon cores
  - Artix-7 FPGA fabric + hard IP
- DDR3 memory

### RadHard

- NAND flash
- Power circuit
- Reset circuit
- Watchdog unit \_\_\_\_\_\_\_



### FTC = Fault-Tolerant Computing

- Variety of mechanisms
  - External watchdog unit to monitor Zynq health and reset as needed
  - RSA-authenticated bootstrap (primary, secondary) on NAND flash
  - ECC memory controller for DDR3 within Zynq
  - ADDAM middleware with message, health, and job services
  - FPGA configuration scrubber with multiple modes
  - Internal watchdogs within Zynq to monitor behavior
  - Optional hardware, information, network, software, and time redundancy





### NASA Missions for CSPv1

### Two confirmed for NASA Goddard

CSP featured as new technology for space computing

### NASA technology mission

- □ STP-H5/ISEM on ISS late 2014 delivery
- Two CSPv1 computers working in tandem
- □ SpaceWire, Camera Link, reconfiguration

### NASA science mission

- Ceres Cubesat early 2015 delivery to NASA
- Heliophysics experiment in LEO
- One CSPv1 computer for on-board processing
- Additional missions in planning

e.g., EPIC (Earth Photosynthesis Imaging Cluster) satellites











# Artist Illustrations (c/o NASA)

**NASA CeREs Satellite** 

#### **CHREC Space Processors**






**NASA EPIC Satellites** 

### CSP Hardware Architecture

SP Version one Budolph & Stewart Budolph 2014 (A)


### **CSPv1 System Description**



- Requires 3V3 and 5V0, other voltages generated on-board
  - 1.7 watts in minimum-power load state
- 160-pin Samtec Searray connector (no other I/O)
  - 60 High-Speed FPGA I/O pins
  - □ 26 High-Speed ARM I/O pins
- Watchdog circuit based around Intersil supervisor
- Other information:
  - 50-60 grams loaded
  - IU form factor (10x10 cm)
  - 62 mil thickness, 12-layer PCB
  - CSPv1 configured for 2x256MB DDR3 RAM












# **Integration Scheme**

- Evaluation board for ground testing
  - Also serves as reference design for interfaces
  - USB Host and OTG / Gigabit Ethernet (ARM)
  - SpaceWire and Cameralink (FPGA)
  - 12 Unbound GPIO pins (FPGA)
- Flight integration options
  - Backplane: right-angle mating, multi-board stack all connected to single passive or active backplane
  - Motherboard: in-line mating pair of boards, only one CSP








# **CSPv1** Availability

- One CSP board, two population schemes
  - Determine subsystems by mission specifications
    - Consumer off-the-shelf system: optimize cost
    - Hybrid system: maximize reliability
- Evaluation board facilitating system integration
  - Provides interfaces for communication links & debugging

14

- Integrate with backplane or motherboard
  - Determine by mission specifications
- Production status
  - In possession of production batch of all-COTS boards
  - Production batch of hybrid radiationhardened / COTS boards en-route
  - In possession of two batches of production evaluation-boards





### **CSP** Software Architecture

003C h5 100000000 

0072920

0072940

0072960

128E0 00 28 53 28 00 00 34 74 15 00 00 34 74 15 00 00 35 128 35 00 00 34 74 15 00 00 00 34 74 15

10128F0 00 35 F6 15 00 00 54 35 00 04 35 86 15 00 00 54 36 00 00 35 00 00 00 35 00 0

36 00 04 94 31 00 04 35 86 15 00 00 35 A5 00 00 A5 00 00 A5 00 00 A5 00 00 35 A5 00 00 A5 00 00

0001E480000250F1500004A4800038

0072A20

0072A30

0072470

0072440

57250 35 91 15 00 00 88 47 00 00 35 A3 16 00 00 95 A7 00 00 95 A7 00 00 95 A7 00 00 95 A7 00 00 F5 A7 00

0072940

4600

000483100045031000003251505000 0034590500003043100003515050000 003459050005003043100003515050000

403C242E01510278002E015002E3 20E42500040E0204002E3E0004123 20E42500040E02040020E9250004123

572A20 20 EA 36 00 04 0F 34 00 00 22 28 00 04 1 52 50 72A20 20 EA 36 00 04 0F 03 0A 00 20 723 01 23 05 03 0F 03 0A 00 20 723 01 23 0

572450 5328 00 00 28 01 53 02 91 54 28 07 152 00 00 28 01 53 28 00 00 28 01 53 28 28 00 00 28 01 53 28 20 00 56 128 00 00 28 01 53 20 00 56 128 00 00 28 01 53 20 00 56 128 00 00 28 01 53 20 00 56 128 00 00 28 01 53 20 00 56 128 00 00 28 01 53 20 00 56 128 00 00 28 01 53 20 00 56 128 00 00 28 01 53 20 00 56 128 00 00 28 01 53 20 00 56 128 00 00 28 01 53 20 00 56 128 00 00 28 01 53 20 00 56 128 00 00 28 01 53 20 00 56 128 00 00 28 01 53 20 00 56 128 00 00 28 01 53 20 00 56 128 00 00 28 01 53 00 00 56 128 00 00 28 01 53 00 00 56 128 00 00 28 01 53 00 00 56 128 00 00 28 01 53 00 00 56 128 00 00 28 01 53 00 00 56 128 00 00 28 01 53 00 00 56 128 00 00 28 01 53 00 00 56 128 00 00 28 01 53 00 00 56 128 00 00 28 01 53 00 00 56 128 00 00 28 01 53 00 00 56 128 00 00 28 01 53 00 00 56 128 00 00 28 01 53 00 00 56 128 00 00 28 01 53 00 00 56 128 00 00 28 01 53 00 00 56 128 00 00 28 01 53 00 00 56 128 00 00 28 01 53 00 00 56 128 00 00 28 01 53 00 00 56 128 00 00 28 01 53 00 00 56 128 00 00 28 01 50 00 56 128 00 00 28 00 00 56 128 00 00 28 00 128 00 00 28 00 128 00 00 28 00 128 00 00 28 00 128 00 00 28 00 128 00 00 28 00 128 00 00 28 00 128 00 00 28 00 128 00 00 28 00 128 00 00 28 00 128 00 00 28 00 128 00 00 28 00 128 00 00 28 00 128 00 00 28 00 128 00 00 28 00 128 00 00 28 00 128 00 00 28 00 128 00 00 28 00 128 00 128 00 00 128 00 1

012180 F1 0F 03 04 00 20 20 33 48 10 00 25 01 50 00 25 03 28 00 00 25 03 28 00 00 25 03 28 00 00 25 01 50 00 25 00 50 25

9002501500503481003040020403100 9002501500503481003040015001020482700 90025015005034800002500020482700

572A00 04 00 20 A0 37 00 04 A2 35 00 00 CE 28 00 00 572A00 04 00 20 A0 37 00 00 A2 36 00 00 00 AC 37 00 00 00 572A00 04 00 20 A0 368 10 00 03 04 00 00 00 AC 37 00 00 00 AC 37 00 00 00 AC 37 572870 00 00 A0 C8 31 00 0A 10 38 00 C0 31 00 0A 75 00 A 75 00

572830 00 31 2C 00 00 2E 01 53 03 T5 9C 01 2E 01 59 50 720 40 75 88 01 2E 01 53 03 T5 A0 01 00 75 05 05 50 720 40 75 88 01 2E 01 53 03 75 A0 75 00 7 

D12840 1589 01 2E 02 TD 00 03 T5 A0 01 00 20 00 2E 01 2E 02 TD 00 02 E 01 2E 00 TD 00 02 E 01 2E 00 00 A2 3A 00 00

572AA9 0A 39 3A 09 09 A9 28 00 07 5 09 09 50 09 50 73 50 09 A9 28 00 09 75 09 09 50 09 50 75 28 09 09 75 28 09 75 28 09 75 28

572470-37-00 04 12:35-00 00 64:28:00 00 24:34:00 20 402 50 02 24:30 00 04 12:35:00 00 64:28:00 00 00 24:34:00 00 20:000

572950 3500 00 2E 0150 01 37 00 00 2F 84 38 00 00 2F 84 30 00 00 2F 84 30 00 00 2F 84 38 00 00 2F 84 2 572900 370000 AFE AS 00 04 07 E2 01 80 24 00 00 20 00 572950 50 05 03 8C 0F 03 0A 09 20 50 03 05 03 00 00 15 28 00 00 15 572400 00 FA2A 00 00 2E 01 50 02 TB 00 00 50 02 50 02 A00 00 FA2A 00 00 FD 39 00 07 F0 02 TB 00 2E 01 50 02 TB 00 2E 010

# **System Description**

#### Goals

- Adapt to challenges of hazardous environments
- Develop platform supporting hybrid computing
- Approach

Reconfigurable Computing



BRIGHAM YOUN

- Provide reliable bootstrap for run-time software protection with redundant boot images
- Develop minimal operating system: Wumbo GNU/Linux with processor/FPGA comm.
- Integrate system using framework for flight systems
- Support communication interfaces desirable for aerospace applications
- Facilitate application development on hybrid processing platforms
- Provide methods for facilitating fault-tolerance in software development

Processing System      Wumbo GNU/Linux      Comm.    Hardware      Aerospace    Partial      Interfaces    Accelerated      Applications    Applications      Core Flight Executive	Kernel Modules AXI-4 Bus	FPGA Fabric Partial Reconfiguration Region FPGA Cores Communication Interfaces FPGA Cores
		UNIVERSITY of

# Reliable Bootstrap

#### Processing System Wumbo GNU/Linux Hardware Aerospace Partia Comm Accelerated Middleware Reconfig. Interfaces Applications Applications Controller Kernel Core Flight Executive Modules able Bootstra


BRIGHAM YOUNG

### Goal


- Provide run-time software protection
- Approach

Reconfigurable Computing

- Employ multi-stage boot authentication with fallback options
  - Use RSA key-authentication engine in Zynq
- Enable error-correcting-code memory during initialization




# Wumbo GNU/Linux




- Goal
  - Develop reliable and lightweight OS for flight deployment on Zynq
- Approach

Reconfigurable Computing

- Enable support for Zynq interface controllers
  - Use Xilinx patches for Ethernet, NAND, UART, static memory controller, etc.
- Store redundant OS copies for fault tolerance
  - Contain OS root (initramfs) in small static boot archive
- Read-only root filesystem for passive runtime protection
  - Contains only critical flight software
- Data partition separate from boot images
  - Save non-critical applications, sensor, & experiment data here
- Use BusyBox to reduce image size
  - BusyBox is a collection of many common UNIX tools in a single binary executable








### Wumbo on Hybrid Device

### Goal

- Provide support for processor-FPGA communication
- Approach
  - FPGA cores accessed as peripherals via custom kernel modules
    - Kernel modules map device resources to virtual memory




### Process

- Develop application, kernel module for application, and FPGA core
- Update device tree to reflect AXI address map
- Compile code, generate bitstream, load binaries and run









# **Core Flight Executive**

- Goal
  - Deploy system on a reusable framework for flight software
- Approach
  - Use NASA Goddard's command & data handling platform
    - Open source version available at SourceForge
  - Perform local device management, software messaging, & event generation
- Components
  - Core Flight Executive (cFE): Mission-independent software services
  - Core Flight System (CFS): Applications and libraries running on cFE









# **Communication Interfaces**

### Goal

 Support interfaces desirable on space missions


### Approach for SpaceWire

- Ported Virtex-5 core from NASA Goddard
- Verified operation using link analyzer
- Will serve as communication link with ISEM and other CSPs

### Approach for Camera Link


- Developed in-house
- Currently interfacing with visible-spectrum camera

SpaceWire FPGA Utilization*	
Resources	%Used
Register	4%
LUT	8%
Slice	15%
BRAM	3%
I/O	8%



### SpaceWire across evaluation boards


Camera Link FPGA Utilization	
Resources	%Used
Register	8%
LUT	11%
Slice	26%
BRAM	5%
I/O	7%



Camera Link cable connected to a CSP








# **Application Modules**

#### Goal

- Facilitate application development on hybrid systems
- Approach
  - Produce hardware-accelerated tools for integration with future applications
    - SIMD-accelerated programs using NEON engine on dual Cortex-A9 cores
    - FPGA cores
- Modules currently in development
  - JPEG2000
    - Lossless image compression
  - Singular Value Decomposition
    - Noise reduction and data analysis
  - 2D Convolution
    - Useful for various image processing and computer-vision algorithms





2D Cohen-Daubechies-Feauveau 5/3 wavelet transform applied to Lena, a component of JPEG2000 (brightness/contrast adjusted)




# Aerospace Middleware


#### Goal

- Reliably run applications on parallel & distributed systems in hazardous environments
- Approach
  - Adaptive Distributed Dependable Aerospace Middleware: ADDAM
    - Spanning multiple cores & devices
    - Self-recovering system of agents adopt roles of coordinator or worker as needed
  - Job Services
    - Manage job replication, failover of user's job
    - Configurable fault-tolerance scheme
  - Health Services
    - Report resource availability
    - Maintain quorum of agents
  - Message Services

NSF Center for High-Performand Reconfigurable Computing


Perform endpoint discovery & availability broadcast








# Partial Reconfig.





- Allow FPGA modification of specialized sections of reconfigurable logic at runtime
  - Load designs without reconfiguring entire FPGA
  - Selective application loading
- Reduce vulnerable configuration area & power consumption
- Extend post-mission operation and capabilities
- Approach
  - Incorporate reconfigurable fault tolerance
    - Replicate designs for increased tolerance
  - Dynamically combine and switch between multiple fault-tolerance techniques
    - Adjust based on environmental factors




Zynq-7020 FPGA floor plan w/ purple-outlined PR regions





### Configuration Scrubbing and Processor Logging



# **CSP PS Configuration Scrubbing**

- Single Event Upsets can *modify* internal FPGA configuration memory
  - Modify Programmable Logic (PL) Behavior
  - Change internal PL State (Flip-Flops, BRAMs, etc.)
- Repair upsets within FPGA configuration memory
  - FPGA "Readback" used to determine memory state
  - Partial reconfiguration used to replace upset memory
- Scrubbing improves PL reliability
  - Prevent accumulation of PL configuration SEUs
  - Prevent more than one upset (preserve TMR behavior)





### **PL Configuration Scrubbing**

	FOR FREE FREE FREE FREE FREE FREE FREE F
	<b>e seconde seconde se se</b>
<u>; · </u>	
	, : : : : : : : : : : : : : : : : : : :
:	





### **PL Configuration Scrubbing**


<u></u>
666666666666666666666666666666666666666
666666666666666666666666666666666666666





# **Z-7020 Configuration Memory**

- 7 Series Configuration Data Format
  - 101 words per frame, 32-bits per word (1 ECC word)
  - 3,232 bits/frame




10,008 Total Configuration Frames (30.8 Mb)

- 7,692 Type 0 Frames (logic/routing)
  - Only Type 0 Frames need to be stored for scrubbing
- 2,316 Type 1 Frames (BRAM)
  - BRAM ECC and BRAM scrubbing used to protect BRAM data
- Two Files Needed: raw bitstream and mask file











# **Series 7 Configuration Ports**

<u>ICAP</u>


ICAPE2 (31:9) 0(31:9) CLK CS/8 ROWRB

#### Pros:

- Limited external hardware required
- IP available (SEM-IP)
- Fast, programmable

#### Cons:

- Susceptible to single point failure
- Requires internal mitigation (TMR?)





Pros:

- Well understood and tested
- Fast, relatively simple interface
- Cons:
  - External protected support
    circuitry required






- JTAG widely supported
- No additional hardware required
- Supports user JTAG comm


#### Cons:

- Slow (bit serial, slow clock)
- Difficult programmer interface









# Processor Configuration Access Port (PCAP)




Figure 22-3: Example High-Performance (HP) DMA Topology

center for myn-renormance

**Reconfigurable Computing** 



# Processor Configuration Access Port (PCAP)

- PCAP port provides access to PL configuration from software
  - AXI Master Interface
  - DMA support, TX and RX Fifos
- Programmable Logic (PL) can be configured directly by Cortex A9 processors
  - Configuration done by a DMA transfer
  - Configuration bitfile in main memory


#### Pros:

- Easy to implement (software only)
- No external hardware

#### Cons:

NSF Center for High-Performan Reconfigurable Computing

Only as reliable as the Cortex A9 reliability





# **CSP Linux Scrubbing Architecture**




Flight E Software	Error Logging
User Space	Scrubber App
Linux x Kernel	devcfg module
Processor Hardware	PCAP
Programmable Logic (PL)	e t

- Operates within Wumbo Linux operating system
  - xdevcfg kernel module
    - "Owns" address space of PCAP
    - Transfers configuration/readback commands to PCAP via DMA
- Scrubber application
  - Stores bitfile/maskfile
  - Opens and interacts with "xdevcfg"
  - Implements "Readback" scrubbing through calls to xdevfg
  - Provides logging messages












# Related CSP Scrubbing/Logging

### Fault Injection

- Scrubber easily supports fault injection
- Random and targeted injection
- Client/Server Scrubbing Software Architecture
- Support for Partial Reconfiguration (PR)
- Frame ECC Scrubbing
- Upcoming Neutron Radiation Test
  - **TRIUMF**, Vancouver, BC (June 24-26)
  - Validate Linux-based PCAP Scrubber
  - Validate Linux Fault Tolerant Extensions







### Conclusions

### Major challenges lie ahead

- Escalating app demands in harsh environment
- Tightening constraints of platform, budget, process
- Necessitates adeptly doing more with less

### CHREC Space Processor

- Focus upon reconfigurable space computing
  - Adaptive (performance, reliability, power) for mission needs
- Focus upon multifaceted hybrid computing
  - Agile mix of COTS + RadHard + FTC; fixed & reconfigurable
- Focus upon scalable building blocks
  - Address needs of small, large, & clustered spacecraft





Platform

Process

Apps

Space Computing

Hazards

Budaet





Pett 9024

NC 124

6 + ICI

E+ 18 ==

e

0+ 121 4D

**-**





 $\Theta \Theta$ 

0910


2510 ISId

č 33

S ADIL . S F705A Bank

Stal (Stal)

### More information? www.chrec.org



#### ABOUT CHREC

🗳 NEWS

< PROJECTS

**PUBLICATIONS** 

A MEMBERSHIP ROI



The NSF Center for High-Performance Reconfigurable Computing (CHREC, pronounced "shreck") is a national research center and consortium under the auspices of the industry/university cooperative research centers program at the National Science Foundation. Operational since 2007, and recognized by NSF as one of its best centers, CHREC consists of more than 30 industry, government, and academic partners working collaboratively in solving research challenges at the nexus of reconfigurable, high-performance, and embedded...



>

