



# CSP Hybrid Space Computing

For STP-H5/ISEM on ISS

## Investigators and Students

[Christopher Wilson](#), Jacob Stewart, Patrick Gauvin, [James MacKinnon](#), James Coole  
Jonathan Urriste, Alan George, [Gary Crum](#), Elizabeth Timmons, Jaclyn Beck, Tom Flatley  
Mike Wirthlin, Alex Wilson, Aaron Stoddard


## Research Partners

UF (lead), NASA GSFC, BYU, NASA KSC, Honeywell, Space Micro, LM-SSC, SS&E and growing!



Research highlighted in this presentation was supported by CHREC members and by the I/UCRC Centers Program of the National Science Foundation under Grant Nos. EEC-0642422 and IIP-1161022.





# Outline


- Acknowledgements and Programs
- Brief Background of Technology and CSP
- Environmental Testing
- ISEM Configuration
- Mission Goals and Objectives
- Conclusions





# CSP Acknowledgements

- CSP is a research project at CHREC
  - NSF Center for High-Performance Reconfigurable Computing (**CHREC**)
    - Founded in 2007
    - Comprises 3 university sites and **over 30 industry and government** partners
- CSP is a collaborative CHREC effort
  - Original partners:
    - University of Florida (lead), NASA Goddard, and Brigham Young University
  - Additional partners:
    - NASA Kennedy, Honeywell, Space Micro, Lockheed Martin SSC, NASA Johnson, NASA Ames, Xilinx, Space Sciences & Engineering and growing!




See [www.chrec.org](http://www.chrec.org) for more info



# Code 587, STP-H5, ISEM



- Code 587: Science Data Processing Branch
  - Developing new technology for spacecraft architectures, mission concepts, subsystem HW
  - Provide strong science rationale for using small spacecraft platforms & constellations
  - Success with high-performance embedded computer family, **SpaceCube** (v1.0, v1.5, v2.0, and Mini)
- Space Test Program – Houston 5 (**STP-H5**)
  - Provides sole interface to NASA for all DoD payloads on International Space Station (ISS)
  - Provides timely spaceflight, payload readiness, management, and technical support for safety and integration
- ISS SpaceCube Experiment Mini (**ISEM**)
  - SpaceCube Mini is primary communication bus for some DoD payloads and CSP
  - Designed as functional equivalent of SpaceCube 2.0 in a powerful 1U package



SpaceCube 1.0a




SpaceCube Mini







# STP-H5 ISEM Diagrams



STP-H5 Location on ISS



STP-H5 Pallet




STP-H5 ISEM



# Challenges and Key Terms

- Challenges

- Escalating high-speed computing demands for both sensor-data and autonomous processing
- Restrained by limited bandwidth




- Requirements


- Space environments have strict requirements and restrictions
- Performance (throughput and real-time)
- Size, Weight, Power, Cost (SWaP-C) & Reliability



- Key Terms


- FPGA (Field-Programmable Gate Array)
  - Large amount of logic resources and specialized cores connected with configurable routing network
  - Massive algorithm parallelism for immense speedup
- SoC (System on a Chip)
  - Integrated circuit that combines many processing technologies into a single chip
  - Some applications are control-flow oriented and better suited for CPUs






# What is CSP?

- Goal
  - Create a high-performance and reliable space-computing platform
  - Scalable and flexible to fulfill a variety of demands in mission requirements
  - Low power, high performance, and high reliability
- Concept
  - **Multifaceted** hybrid computer
    - Hybrid system (commercial + rad-hard)
    - Hybrid processor (multicore CPU + FPGA subsystem) Xilinx Zynq
  - Selective population scheme
    - **Pick-and-choose** commercial or rad-hard components
  - Flexible algorithm acceleration with hybrid architecture



CSPv1 COTS Configuration





# Environmental Testing







# Thermal, Vacuum, & Vibration

- ISEM required to undergo workmanship-level Random Vibration and Thermal Cycle Test
- Random Vibration Test
  - Performed to identify latent defects and manufacturing flaws in hardware
- Thermal Vacuum
  - To confirm expected performance of device in temperature ranges enveloping mission conditions
  - Two cycles in vacuum with full functional tests at each plateau

Random Vibration Test Levels	
20 Hz	@ 0.01 g <sup>2</sup> /Hz
20 to 80 Hz	@ +3dB/oct
80 to 500 Hz	@ 0.04 g <sup>2</sup> /Hz
500 to 2000 Hz	@ -3dB/oct
2000 Hz	@ 0.01 g <sup>2</sup> /Hz
Overall Level	= 6.8 g <sub>rms</sub>





# Zynq Scrubbing and Reliability

- 7 Series Scrubbing
  - FPGA configuration logic is susceptible to upsets and must be corrected continuously
  - Multiple scrubber implementations customizable to design needs
  - Bare metal and Linux applications
- Two Beam Tests Conducted
  - Los Alamos Neutron Science Center (**LANSCE**)
  - Canada's National Laboratory for particle and nuclear physics (**TRIUMF**)
- Hybrid Scrubber Verified
  - Single and multi-bit upsets observed


4 ZedBoards  
(Zynq Bare Metal Tests)

### HYBRID SCRUBBING LOG OUTPUT:

```

Even Multi-Bit Upset, FRAD: 401B99, Global: 0
Scrubbing FRAD: 401B99...
FAULT DETECTED! FRAD: 401b99, Word: 63,
  Bit(s): 60
WORD HAD MULTIPLE BITS UPSET WITH
2 ERRONEOUS BITS
Word: 63 | Expected: 0, Actual: 60
Scrubbing of FRAD: 401B99 Finished!
Done Scrubbing Multi..
  
```

Neutron Beam Setup (TRIUMF)



CSP (eval board)




# Neutron Beam Testing and Results


- Neutron CSP Results<sup>1</sup> (LANSCE and TRIUMF)

- Linux readback and bare metal hybrid scrubber **verified**
- Verified operation of rad-hard hardware watchdog
- Most errors caused by faults in memory subsystem

Sources of Linux Error Events (LANSCE)




Flight CSP (LANSCE) with calibration lasers



- Neutron Bare Metal Zynq Test (TRIUMF)

- Caches play a major role in system reliability
  - Difficult to measure L1 cache faults
  - "No Cache" tests had significantly lower error rate
  - Soft error rate decreased by **~160x** when disabling L2 cache

Backtrace Histogram (LANSCE) (Process/Kernel Cross section)





# ISEM Configuration




# ISEM-CSP Hardware

- ISEM-CSP Flight Box Hardware Configuration

- ISEM-CSP flight box is able to fit four boards in a 1U form-factor:
  - Two hybrid flight CSPv1 boards (CSP0, CSP1)
  - One power/interface board
  - One custom backplane interconnect board

- Connections

- Two CSPv1 boards have a master-slave configuration
  - CSP0 receives ground commands and forwards requests to CSP1 as necessary
- All ingoing and outgoing communication is through power/interface board
- Backplane is central interconnect interface connecting all boards together
  - CSP0 and CSP1 are interconnected by two SpaceWire and UART interfaces



ISEM-CSP Flight Box




ISEM-CSP Testbed Setup



# ISEM-CSP Software

- Wumbo Linux
  - Lightweight and customizable Linux distribution based initially on Arch Linux
- Core Flight Executive & Core Flight System (**cFE/CFS**)
  - NASA Goddard's **reusable** flight software framework
    - Open-source version **available at SourceForge**
    - CFS is several supporting applications and libraries
  - Added several apps for CSP
    - **File Transfers:** CIB file uploads, HRT streaming downloads, & inter-CSP transfers
    - **Image Processing:** Thumbnailing, JPEG2000 compression, & Image classification
    - **FPGA Scrubber**
- Ground Station
  - NASA Marshall's Telescience Resource Kit (**TReK**)
  - NASA Goddard's Interoperable Remote Component (**IRC**)
  - Custom Python scripts for image display





# Ground Station Windows

### Example Health and Status Window

**CSP Telemetry**

**CCTL - Sourceld: 0x0825/0x0C25**

HouseKeeping	CSP0	CSP1
Command Counter:	109	108
Command Error Counter:	00	00

**FTDP - Sourceld: 0x0827/0x0C27**

HouseKeeping	CSP0	CSP1
Command Counter:	00	00
Command Error Counter:	00	00

**CSP Health System Data**

CSP Health Status	CSP0	CSP1
RAM Total:	10.052E4	10.052E4
RAM Free:	72092	72732
Buffers:	00	00
Cached:	17552	17548
Vmalloc Total:	91.75E4	91.75E4
Vmalloc Used:	44812	19636
Uptime:	01/01/1970 01:31:36	01/01/1970 01:31:35
Load 1:	00	10.368E8
Load 2:	10.09E8	10.311E8
Load 3:	10.284E8	10.284E8
Number Processes:	60	59
IRQ 0:	32.555E5	32.63E5
IRQ 1:	98	00
IRQ 12:	-01	-01
IRQ 15:	-01	-01

**CI - Sourceld: 0x0820/0x0C20**

HouseKeeping	CSP0	CSP1
Command Counter:	366	364
Command Error Counter:	00	00

**FT - Sourceld: 0x0822/0x0C22**

HouseKeeping	CSP0	CSP1
Command Counter:	109	108
Command Error Counter:	00	00

**Health - Sourceld: 0x0829/0x0C29**

HouseKeeping	CSP0	CSP1
Command Counter:	1459	1458
Command Error Counter:	00	00

**TO - Sourceld: 0x0821/0x0C21**

HouseKeeping	CSP0	CSP1
Command Counter:	110	108
Command Error Counter:	00	00

**SELFTIMER - Sourceld: 0x0833/0x0C33**

HouseKeeping	CSP0	CSP1
Command Counter:	-	-
Command Error Counter:	-	-

**FTDPI - Sourceld: 0x082C/0x0C2C**

HouseKeeping	CSP0	CSP1
Command Counter:	-	-
Command Error Counter:	-	-

**IP - Sourceld: 0x0831/0x0C31**

HouseKeeping	CSP0	CSP1
Command Counter:	-	-
Command Error Counter:	-	-

**SCR - Sourceld: 0x0832/0x0C32**

HouseKeeping	CSP0	CSP1
Command Counter:	00	00
Command Error Counter:	00	00

**CSP EVS Message**

CSP 0 EVS Message: SCR B Scrub #68 completed  
 CSP 1 EVS Message: SCR B Scrub #68 completed

```

0000: 1D AB 01 3F 04 FB 42 2B 37 EF 1A 60 00 00 00 00
0000: 08 A7 C1 6D 00 A1 89 5B 0F 00 C6 47 00 00 03 00 FF FF FF FF FF FF FF FF FF FF FF FF FF FF FF FF FF FF
0002: FF FF FF FF FF FF FF FF FF FF FF FF FF FF FF FF FF FF FF FF FF FF FF FF FF FF 33 33 33 33
0064: 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33
0096: 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33
0128: 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 00 00 00 00 00 00 00 00 00 00 00 00 00 00
0160: 00 00 00 00 00 00 00 00 00 00 00 00 08 01 C1 6D 01 15 8A 5B 0F 00 C5 07 00 00 01 00 02 01 01 01 80 00 79 00
0192: 01 00 00 00 00 00 00 00 02 00 01 00 01 00 00 00 15 00 01 00 02 00 00 00 02 00 01 00 03 00 00 00 00
0224: 04 00 01 00 04 00 00 00 01 00 01 00 05 00 00 00 03 00 01 00 06 00 00 00 01 00 01 00 07 00 00 00 00
0256: 05 00 01 00 08 00 00 00 0A 00 01 00 09 00 00 00 03 00 01 00 0A 00 00 00 03 00 01 00 0B 00 00 00 00
0288: 02 00 01 00 0C 00 00 00 01 00 01 00 0D 00 00 00 03 00 01 00 0E 00 00 00 01 00 01 00 0F 00 00 00 00
0320: 01 00 01 00 10 00 00 00 01 00 01 00 11 00 00 00 01 00 01 00 12 00 00 00 01 00 01 00 13 00 00 00 00
0352: 01 00 01 00 14 00 00 00 4A 00 01 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
0384: 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
0416: 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
0448: 00 00 00 00 08 03 C1 6D 00 21 8A 5B 0F 00 5E 21 00 00 A1 00 00 00 00 00 00 00 00 00 00 00 00 25 91
0480: DC 3E 07 00 18 0E 00 00 3C E6 03 00 08 05 C1 6D 00 25 8A 5B 0F 00 F9 3A 00 00 C3 33 FF FF 20 00
0512: 4A 19 00 00 00 A0 F7 3A 40 42 0F 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 08 04 C1 6D 00 F5 8A 5B
0544: 0F 00 93 54 00 00 1F 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
0576: 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
0608: 94 60 DC 00 28 46 0F 00 00 70 B3 5D 4C 43 2E 4C 43 5F 41 44 54 00 00 00 00 00 00 00 00 00 00 00 00 00
0640: 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
0672: 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
  
```

### Example Commanding Window

**STP-H5 ISEM Control Center**

Messages and Scripts

Entry	Value
1) Keep Raw?	0
2) Keep PPM?	0
3) Keep thumbnail?	1
4) Filename	Invmem/pictures/foo
Command ID	200
Packet Length	47
Stream ID	18C8

### Python Image Display

**CSP Image Display**

Ext Start downloading Stop downloading

Interface

TREK

Ready



# Mission Objectives






# Primary Objectives



- Advance TRL of Xilinx Zynq SoC in Low Earth Orbit
  - One of many devices that are being considered for next generation of space-processing devices
- Monitor and record upset rates of both processing system (CPU) and programmable logic (FPGA) of Zynq
  - Focusing on performance of ARM cores, as well as, L1 and L2 caches
- Perform image-processing techniques including noise reduction and image enhancement on terrestrial-scene data products
  - Hardware acceleration in FPGA fabric compared with processing on ARM cores with NEON acceleration





# Secondary Objective: Space Middleware - ADDAM



- System for dependable, distributed, and parallel computation
  - Self-recovering distributed system adopting roles of coordinator or worker as needed
  - Targeting onboard processing and task management
- Platform for building software fault-tolerance
  - Operating using task division
    - Coordinator process assigns tasks to worker process, receives results
  - Dependability through task redundancy, task reassignment for worker failure, and failover on coordinator failure
    - Supported by management threads providing fault awareness






# Secondary Objective: Uploads & Partial Reconfiguration

- Upload Capability
  - System software supports upload of application binaries, bitfiles, and kernel updates
  - Separate boot partition for uploading new images
- Partial Reconfiguration (PR)
  - Process of changing a specialized section of reconfigurable hardware circuitry during operational runtime
    - Mission Availability: Large suite of applications to swap in
    - Fault Tolerant Designs
    - Post-mission extendible operation with quick and seamless post-launch functional updates



Purple Boxes  
Denote PR Regions



Example Designs  
with PR Regions



# Secondary Objective: Device Virtualization


- CSP hosts new OpenCL stack using flexible accelerator *contexts*
  - Automatic design of multiple configurable, high-performance accelerators from C kernels
    - **Merges individual accelerators** into multiple PR modules to **save area, increase flexibility**
    - Fast (< ~1s) kernel compiles by abstracting over FPGA
    - Fast switches for resident module (1ks cycles)
  - Platform layer optimized for Zynq
- Decouples applications/designers from details of FPGA hardware
  - Host-enforced security, energy policies (app never directly configures FPGA hardware)
  - Lifetime addition/optimization of app acceleration by uploading library patches
  - Flexibility to support dynamic optimizations

```



_global float *data;
_constant float *coeffs;
_global float *y;

uint D0=get_gld;
uint D1=get_gld;
uint S0=get_gld;

float s = 0;
for (uint x=0; x<D0; x++)
  for (uint y=0; y<D1; y++)
    s += data[x][y]
      * coeffs[x][y];
  
```





Runtime






# HLS with Reconfiguration Contexts and Supernets






# Conclusions

- **Major challenges lie ahead**
  - Escalating app demands in harsh environments
  - Tightening constraints of platform, budget, process
  - *Necessitates adeptly doing more with less*
- **CHREC Space Processor on STP-H5**
  - Focus upon validating new CSPv1 flight design
    - Concept of multifaceted hybrid design
  - Download exciting science and technology results
    - Record vital health & status, images, and upset rates
  - Push the bounds of possibility in space
    - Demonstrate experimental technology and methods in space with secondary objectives





# More information?

## **Dr. Alan D. George (PI), Professor of ECE and Director**

NSF Center for High-performance Reconfigurable Computing (CHREC)  
University of Florida, Dept. of Electrical and Computer Engineering  
Room 327, Larsen Hall, 968 Center Drive, POB 116200 Gainesville, FL 32611-6200  
Office: (352)392-5225, Fax: (352)392-8671, Lab: (352)392-9038  
Email: [ageorge@ufl.edu](mailto:ageorge@ufl.edu) or [george@chrec.org](mailto:george@chrec.org)

## **Gary Crum, Aerospace Technologist - Data Systems**

Code 587 - Science Data Processing Branch  
NASA Goddard Space Flight Center  
Building 23, Room W315 Greenbelt, MD 20771  
Office: (301) 286-3713  
Email: [gary.a.crum@nasa.gov](mailto:gary.a.crum@nasa.gov)

## **Dr. Mike J. Wirthlin, Professor of ECE**

NSF Center for High-performance Reconfigurable Computing (CHREC)  
459 Clyde Building, Brigham Young University, Provo, Utah 84602  
Office: 801-422-7601  
Email: [wirthlin@ee.byu.edu](mailto:wirthlin@ee.byu.edu)

Questions?

